In this lab students will design, simulate, build and test an Arithmetic Logic Unit (ALU), employing Quartus II as a development environment and ... The input operands will be generated by slide ...

Arithmetic logic unit implementation in SystemVerilog based on the model described by S. L. Harris and D. M. Harris in the book "Digital Design and Computer Architecture: ARM Edition".