Fully static design with edge triggered flip-flops. Independent asynchronous PCI clocks on primary and secondary bus. Convert bus transactions between primary bus and secondary bus. Combined bus ...