In this paper, we first review in detail the basic building blocks of reconfigurable devices, essentially, the field-programmable gate arrays (FPGAs), then we describes a high-speed, reconfigurable, ...

multi-channel DA-FIR filter, using distributed arithmetic algorithms implemented in FPGA Look Up Table (LUT) or Embedded Block Memory (EBR) to efficiently support the sum-of-product calculations ...