资讯

Design-Reuse4 年
Specifying a PLL Part 1: Calculating PLL Clock Spur Requirements from ADC or DAC SFDR
This article outlines how spurs in the input clock to the ADC or DAC may limit the SFDR. This in turn will set the requirements for the spurs for the input clock (from a PLL), in order to achieve a ...