Design-Reuse4 年
Easier UVM Sequences - SystemVerilog UVM Sequence and Task Equivalence
SystemVerilog [1] UVM [2] sequences [4][5] are a powerful way to model stimulus ... For example, an AMBA® AXI [3] verification IP can be used to generate AXI traffic, or send simple burst commands, or ...